These timers were mechanical devices and used clockwork mechanisms as a means of keeping a regular time. Originally Timers were designed to fulfill a need in industry for a means of keeping time on certain devices. The logic gates in a counter are connected in such a way as to produce a prescribed sequence of binary states in the register. a group of flipflops that goes through a predetermined sequence of states upon the application of input pulses. counter may be defined as a register i.e. The functional unit of a digital clock is a counter that represents a second, minute or hour block. fter twenty four hours the clock resets and starts from initial condition. Each sixty seconds make a minute and each sixty minutes an hour. Instead of the rotary mechanism of electromechanical clock, it uses digital counters that count second, minute and hours. digital clock is a type of clock that displays the time digitally. INTROUTION There are several existing clocks in this world analogue and digital, which one may wonder what other uses the clock may have. Keywords: synchronous decade counter, logic gates, logic level, clock pulse, I. The result of the simulation showed that the designed clock and stop watch gives an approximate timing count, comparable to different existing digital clocks/stop watch with percentage error of 0.00%. The digital clock circuit was implemented and simulated using national instrument electronic work bench (multism) software version.0 on personal computer (P).
The basic clock frequency signal (in hertz) that drives the clock was generated using a clock voltage source of the simulator for frequency division of the desired clock pulse. The architectural design was carried out using synchronous decade counters and logic gates. STRT In this paper thedesign, implementation and simulation of a digital clock capable of displaying seconds, minutes and or hours timing, with a date indicator that display days,months and years including a stop watch is presented. Gana Physics epartment, ayero University, Kano P.M. 1 ISSN : 8-, Vol., Issue 8( Version ), ugust 0, pp.- RESERH RTILE OPEN ESS esign, Implementation and Simulation of / Hours igital lock With Stop Watch and ate Indicator G.S.M.
0 kommentar(er)
